In this paper we present experimental and simulation results on planar-doped-barrier MOSFETs (PDBFETs) and show the advantages that arise from the channel delta doping. Early and higher magnitude of velocity overshoot, suppression of avalanche multiplication, reduced hot-carrier problems are some of the advantages offered by PDBFETs over the conventional homogeneously doped MOSFETs in the sub 100 nm regime. Our low-temperature characterizations show clear ballistic transport in the fabricated 85 nm channel MOSFETs.
Introduction
In the sub 100 nm channel MOS devices, it is known that carrier velocity overshoot can be utilized to gain higher transconductance and speed [l] . But avalanche multiplication and hot carrier effects become limiting factors due to the presence of hot carriers. We introduce in this paper the concept of planar doped barrier (PDBFET) as a way to overcome some of the issues with the conventional sub 100 nm channel MOSFETs. Molecular Beam Epitaxy (MBE) is used to fabricate such PDBFETs.
Using MBE, sharp doping profiles with alternate dopant schemes can be realized, where dopant concentrations can be varied by an order of magnitude within a distance of [3] [4] nm, which is ideally suited for fabrication of high performance sub 100 nm channel MOSFETs. Further, in the vertical framework, an inverter structure can be easily realized by simply alternating the growth of opposite doping layers on top of the n-MOSFET. This 3-D integration for CMOS technology is an attractive possibility offered by such vertical MOSFETs.
Fabrication
The proposed PDBFET structure is shown schematically in Figure 1 along with the doping profile and the energy band diagram. With the shown doping profile, a triangular barrier is formed in the channel, which acts as an injector of electrons. The SEM cross-section of the fabricated 85 MI geometric channel length MOSFET structure is shown in Figure 2 (a) and the SIMS profiles are shown in Fig 2@) .
' O T T ----l vertical PDBMOSFET
Depth [nml The vertical MOSFET is fabricated by starting the growth with a n+ source layer followed by an abrupt change to desired pdoping in the channel region and finally growth of n+ drain layer [2] . After mesa etch a gate oxide is grown on vertical mesa side wall and covered with polySi for metallization. Since the channel length is not defined by lithography, such a MOSFET structure becomes very attractive in the sub 100 nm regime. Further, because of the gate surrounding the complete mesa, the gate width increases by a factor of 4 compared to the conventional MOSFETs of identical channel length.
It is clear from the inversion layer profiles that the maximum confinement of inversion layer carriers to the SUSi02 interface occurs only in the channel delta region for the PDBFET and spreads into the bulk on either side of delta. For the homogeneous doped MOSFET, the inversion layer is pinned to the SUSiO, interface all through the channel. This can also be clearly noted from Fig. 4 where the normal electric field is plotted as a function of channel length for a homogeneously doped MOSFET and for a PDBFET. It has been observed from simulations that this deeper inversion channel formation in PDBFETs as well as a reduction of impurity scattering component on either side of delta results in a 25% effective increase in carrier mobility in the fabricated PDBFETs compared to the conventional MOSF'ETs of identical channel length. It is also clear from Fig. 4 that PDBFETs would have lower hot-carrier problems because of the lower magnitude of normal electric field, in addition to the deeper inversion channel formation. In Fig. 5 is shown the lateral electric field and electron velocity plotted along the channel for a PDBFET and for a conventional MOSFET. It can be seen that although the maximum electric field values are similar in both the cases, in PDBFET it results in higher electron velocity overshoot compared to the homogeneously doped channel MOSFET. Further, the early velocity overshoot which occurs in PDBFET at the delta position, compared to the channel end in the case of conventional MOSFET, helps the carriers make use of this early velocity in reducing the Vansit time. Since the distance from the delta position (where the peak velocity overshoot occurs) to the drain is only 40 nm in the case of our PDBFET, and since this region is almost intrinsic, the peak velocity overshoot will be conserved to a large extent until drain because of the reduced scattering. The lower scattering in PDBFETs 32.6. can also be clearly gauged from the fact that, for identical electric field, PDBFET shows higher d e r velocity overshoot compared to the conventional MOSFET. This improvement is attributed mainly to the sharpness of channel delta doping as it results in a step like change in electric field which provides an ideal condition for velocity overshoot of Carriers. This sudden step-like transition of electric field accelerates the carriers to its peak velocity value over a distance of 20 nm in the delta, thus allowing for less scattering compared to the complete channel length over which the carriers are accelerated in the case of conventional MOSFET. The reduced scattering in PDBFET in turn means improved avalanche breakdown voltages as shown in Fig. 6 obtained fiom 2-D hydrodynamic simulations for a PDBFET and for a conventional MOSFET. The significant suppression of avalanche multiplication in the case of PDBFET can be clearly seen. The position and magnitude of electric field in the channel which can be tailored by the sharpness and the placement of delta allows one the flexibility of "Field Tailoring" as a tool for realizing optimum performance and high breakdown voltages even in the m e of quarter-micron channel transistors.
Room Temperature Characterization
The measured drain current characteristics for our fabricated 85 nm channel PDBFET, after correction for the source-drain series resistance are shown in Fig. 7 . It is clear that the fabricated PDBFETs show excellent characteristics.
Measured low-field mobilities are 420 cm*/V-sec, mainly due to the sharp delta doping in the channel which reduces &e impurity and surface scattering components on either side of delta. The measured electron velocity overshoot value from the intrinsic transconductance amounted to about 1.9~10' V/cm (with an estimated error of +25%). Cellular automata simulations predict a maximum transconductance greater than about lo00 mS/mm for our device structures with 50 nm channel length and 5 nm gate oxide, thanks to the high velocity overshoot value. The fabricated devices show an intrinsic transconductance of 483 mS/mm for 85 nm channel length and 14 nm gate oxide. 
Low-Temperature Characterization
Velocity overshoot is a transient phenomenon and the peak velocity overshoot value which occurs at the peak delta position relaxes back to its steady state value with in the relaxation time. Taking into account the order of mean free path in silicon as -10 nm, only a few scattering events can take place within the PDBFET channel between the accelerating delta-layer and the remaining path to drain, which is about 40 nm in our fabricated devices. It is obvious that, cooling down the devices should lead to a scatter free, the so-called ballistic transport because of the higher mean free path value at low temperatures. We present in Figure 8 the measured low-temperature characteristics of the fabricated vertical PDBFET. The low-temperature characteristics presented in Rg.8 show clear current oscillations up to about 77 K temperature, indicating a coherent phenomena in the carrier density, which would not occur, if scattering takes place in the channel.
The experimental observations that can be made from our low-temperature measurements for the drain current peak positions as a function of gate voltage are: no dependence on device geometry (round devices, rectangular devices, finger structures etc.), no dependence on sourcedrain voltages below 100 mV, no dependence on temperatures below 77 K, clearly visible up to gate voltages as high as 3 V, clearly visible in channels as wide as 500 pm, stable against repeated temperature cycles from 4.2 K to room temperature and back, no shift due to magnetic fields up to 8 T, and more importantly, the drain current peaks are equidistant with respect to gate voltage. To exclude technological dependence, the results are also verified on wafers fabricated over different runs. The experimental results as summarized above cannot be related to any known carrier transport phenomenon to our knowledge. These periodic drain current oscillations are present for all gate widths from 1 pn to 500 pn and equals a value in carrier density quantization of about 5~1O'~/cm*, which agrees well with the value predicted by Dorda [6] from the theoretical investigations using the model of charge carrier density quantization. The detailed analysis of low-temperature measurements will be published separately [71. 
Conclusions
We have presented in this paper results on the planar doped barrier FETs and compared the performance with homogeneously doped channel MOSFETs of identical channel length. We have shown that it is possible to achieve higher electron velocity overshoot early in the channel due to a step like field in the channel delta. The avalanche breakdown is suppressed and the hot carrier problems are reduced in the case of PDBFETs. The concept of "Field Tailoring" is discussed.
